Abstract-The buried oxide (BOX) layer in silicon on insulator (SOI) was replaced by a compound buried layer (CBL) containing layers of SiO 2 , polycrystalline silicon (polysilicon), and SiO 2 . The undoped polysilicon in the CBL acted as a dielectric with a higher thermal conductivity than SiO 2 . CBL provides a reduced thermal resistance with the same equivalent oxide thickness as a standard SiO 2 buried layer. Thermal resistance was further reduced by lateral heat flow through the polysilicon. Reduction in thermal resistance by up to 68% was observed, dependent on polysilicon thickness. CBL SOI substrates were designed and manufactured to achieve a 40% reduction in thermal resistance compared with an 1.0-µm SiO 2 BOX. Power bipolar transistors with an active silicon layer thickness of 13.5 µm manufactured on CBL SOI substrates showed a 5%-17% reduction in thermal resistance compared with the standard SOI. This reduction was dependent on transistor layout geometry. Between 65% and 90% of the heat flow from these power transistors is laterally through the thick active silicon layer. Analysis confirmed that CBL SOI provided a 40% reduction in the vertical path thermal resistance. Devices employing thinner active silicon layers will achieve the greater benefit from reduction in vertical path thermal resistance offered by CBL SOI.
CMOS integrated circuits. SOI with the buried SiO 2 layer replaced with a compound buried layer (CBL) consisting of an undoped polycrystalline silicon (polysilicon) layer sandwiched between two thin SiO 2 layers has been shown to reduce device thermal resistance [1] - [3] . CBL in small-area vias was proposed for alignment under integrated circuit hotspots, but adds considerable complexity to the substrate technology. A patterned CBL structure applicable uniquely to LDMOS transistors resulted in enhanced breakdown voltages >700 V, reduced operating temperature, and slower operating speed [4] . Electrothermal simulation has shown that CBL structures offer significantly lower thermal resistance than the standard SOI [5] . However, these simulations employed the thermal conductivity of single-crystal silicon, which is considerably higher than that of polysilicon. Full-area CBL SOI has been employed in the production of high-voltage bipolar transistors [6] . Thermal resistance reduction has been achieved without compromise to breakdown voltage or parasitic capacitance requirements.
In this paper, CBL structures have been manufactured with a range of polysilicon thicknesses. Experimentally determined thermal resistance of the CBL structures is lower than comparable SOI structures. A lateral heat flow path through the polysilicon was observed and characterized with an analytical model. Power bipolar transistors with a range of size and architectures were manufactured on a CBL substrate. Resultant thermal resistance showed a strong dependence on transistor geometry. These results have been analyzed in detail, and the superior performance of the CBL SOI technology has been verified.
II. THERMAL CHARACTERIZATION
The structure of the CBL SOI substrate is shown in Fig. 1 . In this paper, the active silicon layer was typically 2.5-μm thick to suit vertical power bipolar transistor manufacture. The underlying CBL BOX consisted of a three-layered structure of SiO 2 , undoped polysilicon, and SiO 2 . The substrate was manufactured by wafer bonding technology, which will be described in detail in Section III. The polysilicon provides higher thermal conductivity than SiO 2 , but its polycrystalline structure results in a reduced thermal conductivity compared with single-crystal silicon. The polycrystalline structure of the material results in phonon scattering at the grain boundaries [7] . This is strongly influenced by grain size and can also be anisotropic in nature with strong dependence on microstructure features [7] - [13] . It is crucial to the CBL SOI substrate that the polysilicon 0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. layer is intrinsic and acts as a dielectric to contribute to capacitance reduction. Standard IC manufacturing processes have been employed in the production of the polysilicon by LPCVD at 620°C with subsequent anneals at 1050°C during thermal oxidation and at 1100°C during wafer-bond anneal. No customized deposition or anneal processes have been employed to optimize grain size or microstructure in the layer [7] , [8] , [14] . Typically, quoted values for the thermal conductivity of standard undoped polysilicon layers lie in the range 10-40 Wm
The thermal characterization of the CBL BOX has been undertaken using substrates with a range of layer thicknesses. Thermal characterization of the CBL dielectric layer structure was undertaken using the customized van der Pauw resistors shown in Fig. 2 and the novel measurement technique used for standard SOI substrates [15] . The resistors were manufactured in a 300-nm Al layer evaporated directly onto the CBL dielectric and standard SOI dielectric samples. Two contact pads are employed to provide the current drive circuit through the resistor. The voltage developed across the resistor, shown in Fig. 2 with length L, is measured between the two additional contact pads. Hence, the resistance can be accurately determined. The four contact pads are spaced at long distance from the main body of the resistor to minimize any cooling effect of probes applied during measurement [1] , [15] . The van der Pauw resistors employed have a spacing L of 300 μm between the voltage measurement arms and a width W of 8 μm. In this paper, the resistance of each resistor is accurately measured on a temperature controlled chuck at fixed temperatures in the range 30°C-90°C to produce a calibration graph of resistance against temperature. A low current drive of 10 μA was employed to avoid self-heating. Following this, the chuck is then reset to 30°C and the wafer is allowed to cool before the resistor is measured again at current drives of up 100 mA. This high current drive causes the resistor to self-heat, and hence rise in temperature and resistance. The attained temperature of the resistor at the high current drive (and power P) can be determined from the calibration graph. Hence, it is possible to compute the thermal resistance of the substrate as the temperature rise T is given by
where R TH is the substrate's thermal resistance. The thermal resistance can be described by
where A is the area of the resistor, t ox is the oxide thickness, k is the thermal conductivity of the SiO 2 , and R SH is the thermal resistance of the silicon handle wafer. The test structure was initially employed to characterize conventional SOI substrates with SiO 2 BOX. Oxide thicknesses in the range 300-1100 nm relevant to power bipolar transistors were employed. A graph of measured thermal resistance against oxide thickness is shown in Fig. 3(a) . A linear dependence is observed. The thermal conductivity of the oxide was extracted from the slope of this graph using (2) and yields a value 1.3 Wm −1 K −1 . The intercept on the y-axis is attributed to R SH , the thermal resistance of the 720-μm-thick silicon handle wafer under the BOX. A value of 80 K/W was obtained. The thermal conductivity of single crystal silicon is 150 Wm −1 K −1 . Similar measurements have been undertaken on substrates with a CBL BOX. These substrates contain an SiO 2 -polysilicon-SiO 2 sandwich structure. The bottom oxide thickness t ox1 was varied from 120 to 370 nm, while the polysilicon thickness was fixed at 0.9 μm and the top oxide t ox2 was fixed at 90 nm. The experimentally measured thermal resistance of the CBL SOI substrates (CBL1) is also shown in Fig. 3(b) . These values are plotted against the total oxide thickness (t ox1 + t ox2 ) in the CBL BOX. The CBL SOI substrate has exhibited a linear increase in thermal resistance dependent on total oxide thickness. More importantly, the thermal resistance is considerably lower than an SiO 2 BOX with the same total oxide thickness (t ox1 + t ox2 ). It is therefore clear that the inclusion of the polysilicon does not constitute a small additional thermal resistance in the CBL structure, but actually decreases the thermal resistance. It is therefore proposed that the polysilicon, which has considerably higher thermal conductivity than the SiO 2 , provides a lateral heat flow path. This heat flow will be directly via the lateral path in the polysilicon and a potential heat spreading route through the underlying oxide, as shown in Fig. 4 . This heat flow path acts in effect as a thermal shunt in parallel with the underlying bottom oxide and the silicon substrate. The proposed lumped thermal resistance model is also illustrated in the schematic diagram shown in Fig. 4 . The CBL SOI data in Fig. 3 (b) yield an intercept with y-axis at a value of 98 K/W. This extracts the effective residual thermal resistance with the oxide thickness reduced to zero, and is made up of the silicon handle wafer thermal resistance R SH plus an additional thermal resistance associated with the polysilicon layer series and shunt components.
The inclusion of the polysilicon layer in the CBL BOX yields a reduction in thermal resistance of the SOI substrate while also reducing its parasitic capacitance. This can be illustrated by plotting the thermal resistance data against the equivalent oxide thickness (EOT) of the CBL substrate. Using the relative permittivity values for polysilicon and SiO 2 of 11.9 and 3.9, respectively, the EOT of 0.9 μm of polysilicon is 0.3 μm. Fig. 3 (c) shows this CBL data compared with the SiO 2 BOX. It is clear that for the range of resistor samples manufactured, a reduction in thermal resistance of greater than 50% is achieved compared with an SiO 2 BOX with the same EOT, and hence identical parasitic capacitance.
Further experimental analysis has been undertaken with a batch of substrates (CBL2) that have a fixed oxide thickness and several values of polysilicon layer thickness. The bottom oxide thickness t ox1 is 155 nm, while the top oxide thickness t ox2 is 120 nm. The polysilicon thickness is varied from 118 to 746 nm in batch CBL2. Fig. 5 plots the thermal resistance of batch CBL2 as a function of polysilicon thickness. As the polysilicon layer thickness is increased, the thermal resistance of the CBL BOX decreases. This supports the concept of the polysilicon providing a parallel thermal resistance shunt. As the polysilicon layer thickness increases, the shunt thermal resistance decreases in value and results in an overall decrease in the CBL BOX thermal resistance. The y-axis intercept yields the intrinsic residual thermal resistance associated with the silicon substrate and the two oxides in agreement with the value in Fig. 3(a) . In effect, this value of 160 K/W is reduced by the inclusion of the polysilicon.
The polysilicon also increases the EOT of the CBL BOX. The experimental data have therefore been plotted against EOT in Fig. 6 along with the SiO 2 BOX for comparison purposes. As EOT is increased by employing thicker polysilicon layers, the decrease in thermal resistance compared with an equivalent SiO 2 BOX becomes greater. For example, a 35%-40% reduction in thermal resistance has been achieved for a CBL BOX compared with its equivalent, i.e., a 0.5-μm SiO 2 BOX.
The CBL BOX thermal resistance can be further reduced by reduction of the oxide thicknesses and increase in the polysilicon thickness. Additional samples, labeled CBL3, employed a bottom oxide thickness t ox1 of 105 nm and a top oxide thickness t ox2 of 91 nm. The polysilicon thickness was varied from 570 to 2080 nm. This structure results in a 52% reduction in thermal resistance compared with its equivalent 0.5-μm SiO 2 BOX. This is increased to approximately 68% when the polysilicon thickness employed is approximately 2 μm, yielding an EOT of 891 nm. Fig. 4 . The lateral heat flow path through the polysilicon is modeled with the thermal resistance R shunt . Circuit analysis has been employed to determine the value of R shunt in all of the experimentally measured samples. The values R ox1 and R ox2 were calculated using oxide thickness values and the experimentally determined value of oxide thermal conductivity. The effective polysilicon series thermal resistance R poly was calculated using the polysilicon thickness and a thermal conductivity of 12 Wm −1 K −1 [5] . The silicon handle wafer thermal resistance R SH was extracted from the experimental data measured on the CBL BOX substrates.
The shunt thermal resistance was calculated for each substrate by employing its experimentally determined thermal resistance and the calculated values of the series-connected thermal resistance components. A plot of shunt resistance versus 1/t poly is shown in Fig. 7 for the range of CBL BOX structures employed. The linear relationship indicates that shunt thermal resistance is inversely proportional to polysilicon layer thickness. The CBL1 samples had a fixed polysilicon thickness. These samples exhibited a shunt thermal resistance of 235 K/W ± 5%. An experimental fit for the shunt resistor data can be made in the following:
where K is a constant that will be related to the lateral thermal conductivity of the polysilicon. The value extracted for the constant K to fit the experimental graphs in the last two figures is 2.3 × 10 −4 Km/W.
III. CBL SOI PRODUCTION FOR BIPOLAR TRANSISTORS
The substrate technology has been undertaken initially on 150-mm diameter substrates. Wafer bonding technology has been employed in the production of CBL SOI. The handle wafers were 0.01-0.02-cm [100] n-type silicon. These were precision ground and polished to the standard commercial quality employed for SOI manufacture. The handle wafer was thermally oxidized at 1050°C to produce an oxide thickness of 280 nm. The active wafers were 15-20-cm [100] p-type silicon. These substrates were thermally oxidized at 1000°C to produce an oxide thickness of 230 nm. The oxidation was followed by LPCVD of polysilicon at 620°C. A relatively thick layer of polysilicon was deposited and polished to produce a smooth bondable surface with RMS roughness <1 nm suitable for wafer bonding. The polysilicon thickness after this polishing step was 1.35 μm. The oxidized handle wafer was then bonded to the polysilicon-coated active wafer. The structures involved, and the wafer bonding process steps are shown in Fig. 8 . Following the wafer bond, the substrates were annealed at 1100°C for 2 h to strengthen the bond. Finally, the wafers were precision ground and polished to yield a CBL SOI substrate with an active silicon layer thickness of 2.5 ± 0.5 μm and a BOX EOT of 0.96 μm. Using (3) and the quoted values for the material thermal conductivities, a van der Pauw resistor manufactured on this CBL BOX is predicted to yield a 40% reduction in thermal resistance compared with that manufactured on an 1-μm SiO 2 BOX. The completed substrates are shown in Fig. 1 . The CBL dielectric in these substrates was tested by removal of the silicon layer in test areas using a selective chemical etch. Aluminum was deposited and patterned into 1-mm diameter capacitor dots. These were intended to verify the CBL dielectric capacitance and its leakage current characteristics at the high voltages associated with the power bipolar transistors. Since the silicon handle wafer has a low resistivity, (0.01 cm), and the dielectric is relatively thick, the test capacitors have a very high negative threshold voltage ∼300 V. C-V measurements conducted in the voltage range −30 to +30 V therefore yielded a constant capacitance of 29 pF. The capacitor remains in accumulation mode, and therefore yields an EOT of 0.93 μm in close agreement with the measured layer thicknesses quoted earlier for these substrates. The I -V characteristics of the CBL structure were measured and are plotted in Fig. 9 . Very low substrate leakage currents were observed for applied voltages up to ±130 V, which is well in excess of the highest drive voltages used in the power transistors to be manufactured on these substrates. The ±130 V voltages obtained would result in electric fields in the polysilicon of ∼4.5 × 10 5 V cm −1 .
IV. BIPOLAR TRANSISTOR PERFORMANCE
A complementary bipolar technology was employed to manufacture a range of n-p-n and p-n-p transistors on both standard and CBL SOI substrates. The CBL SOI substrates described in Section III had an EOT of 0.96 μm for direct comparison with standard SOI with an 1-μm SiO 2 BOX. The transistor manufacture includes silicon epitaxy resulting in an overall silicon layer thickness of approximately 13.5 μm. This is needed to accommodate the depletion layer thicknesses formed within the vertical bipolar structures biased at high voltage. The bipolar transistors fabricated on the SOI substrates are isolated by 0.8-μm wide and 13.5-μm deep trenches lined with oxide and nitride layers and filled with undoped polysilicon. The devices have a double polysilicon emitter-base architecture and conventional LOCOS defined active areas with minimum photolithographic feature size of 0.6 μm. The transistor designs employ one, two, four, or eight emitter fingers with lengths ranging from 2 to 32 μm. Contact to the bases is made using polysilicon extended contacts, doped appropriately. The emitter-base junctions are formed from shallow base implants and implanted polysilicon emitters. A typical n-p-n transistor is shown schematically in cross section in Fig. 10 .
Manufacture of the transistors was achieved on CBL SOI substrates in the same process flow as the standard SOI substrates. The electrical characteristics of the transistors were very similar for all substrate types [6] , and the typical current gains were 102 and 96 for the standard SOI and CBL SOI substrates, respectively. Thermal resistance measurements were taken at wafer level using an Agilent 4155 parametric analyzer. The methodology is based on using the base-emitter voltage (V be ) as the temperature sensitive parameter of the devices [16] . In this technique, the transistor is first biased at zero collector-base voltage, and collector current (I c ) versus V be measurements are taken at various wafer substrate temperatures. From this data, the temperature dependence of base-emitter voltage (dV be /dT ) is then extracted. The substrate is subsequently fixed at a temperature of 300 K, and I c versus V be plots are obtained at various fixed collector base voltages. The change in V be is then used in conjunction with the associated dV be /dT data to estimate the junction temperature increase above ambient at various transistor power dissipation values, and then the device thermal resistance is extracted.
All transistors on the CBL SOI substrates exhibited a 5%-18% reduction in thermal resistance compared with the standard SOI with 1-μm SiO 2 BOX. This reduction showed strong dependence on transistor layout geometry, with greater improvements achieved on transistors with lower perimeter/area ratio, as shown in Fig. 11(a) . The reduction in thermal resistance is less than the 40% value predicted in Section III. The emitter/buried collector area ratio in all transistors is relatively small. The emitter is surrounded by high thermal conductivity of the SOI single-crystal silicon 13.5 μm in thickness. Heat flow from the emitter will therefore be 3-D. In addition to the vertical heat flow path to the substrate, there will be a relatively long lateral heat flow path through the silicon to the surrounding trench isolation. Transistors with the largest perimeter/area ratio show smaller reduction in thermal resistance as their thermal performance is dominated by the lateral heat flow to the transistor perimeter compared with the heat flow path in the vertical direction to the substrate. Transistors with a lower perimeter/area ratio show a greater reduction in thermal resistance as the lateral heat flow path is less dominant, and therefore the improvement offered by the CBL SOI substrate becomes greater. It is essential to the analysis of these findings that the lateral heat flow path within the SOI layer transistors is characterized and separated from the substrate thermal resistance. To achieve this, the transistor batch has been manufactured on two standard SOI substrates with BOX thicknesses of 1.0 and 0.5 μm. A simple lumped thermal resistance model of these substrates is shown in Fig. 12 . R SOI and R Silat represent the thermal resistances of the vertical and the lateral heat flow paths, respectively, in the active silicon layer above the BOX. The thermal resistance has been measured on both substrates. R SH , R SOI , and R Silat are the same for identical transistors on each substrate, and the only change is in the value R ox . Using the experimental data from Fig. 3(a) , the value of (R ox + R SH ) for a van der Pauw resistor manufactured on the two standard SOI substrates would be 400 and 240 K/W. If the resistors had been on a substrate with a 13.5-μ m SOI layer, an additional vertical thermal resistance path R SOI of 46 K/W would have occurred, assuming a thermal conductivity for the silicon of 150 W/mK. The vertical thermal resistance of any transistor can then be scaled by a factor 1/c according to its area relative to that of the experimental van der Pauw test resistors, yielding values of 446 c and 286 c K/W. R 1 and R 2 are the measured thermal resistances of identical transistors on SOI substrates with 1.0-and 0.5-μm BOX thickness, respectively. A value for R Silat can now be extracted for every transistor using the analytical model for transistors on each substrate type, as shown in Fig. 13(a) and (b) . Equations (4) and (5) describe the vertical path component of thermal resistance, and these can be manipulated to yield a value for R Silat , as shown in equation (6) 
R 3 is the thermal resistance of the transistors manufactured on CBLSOI. The extracted values of R Silat for each transistor can now be employed using (7) to determine the vertical thermal resistance component of the CBL SOI substrate for direct comparison with the standard SOI. Fig. 14 shows the measured values of thermal resistance R 1 , R 2 , and R 3 of identical transistors on the three substrate types. Four transistor designs have been included with one, two, four, or eight emitter fingers of length 24 μm. The extracted value for R silat for each transistor type is also included in Fig. 14 . Increasing the number of emitter fingers results in both increased area and increased perimeter, and hence all thermal resistance values decrease. Fig. 15 shows the vertical thermal resistance of the transistors on the three substrate types. This shows clearly that in comparison with the standard SOI substrate with an 1.0-μm SiO 2 buried insulator, the CBL SOI substrate yields a 40%-46% reduction in the vertical thermal resistance of the transistors, which is in good agreement with the predicted improvement for this substrate. It is also notable that the CBL BOX, which includes 0.51 μm of SiO 2 , exhibits lower thermal resistance than the standard SOI with a BOX consisting of 0.5-μm SiO 2 . The analysis was extended to all the transistor designs, and the percentage improvement in the vertical thermal resistance is plotted in Fig. 11(b) . This shows improvements in the vertical thermal resistance of the order of 40%, as predicted, irrespective of transistor geometry, size, or area/perimeter ratio. Fig. 15 shows that R Silat in these power transistors is much smaller than the vertical path thermal resistance. Depending on the transistor layout design, the SOI with an 1-μm SiO 2 BOX has 65%-90% of the heat flow via the conduction through the lateral value R Silat . R Silat will be inversely proportional to the silicon layer thickness. Therefore, any transistors or integrated circuits that can be manufactured on thinner silicon layers will have thermal resistance reduction closer to that of the vertical heat flow path. The reduction in thermal resistance will approach the 40% value for silicon layer thicknesses less than 1 μm.
The CBL SOI substrates in this paper were designed to match the EOT of the standard power transistor substrate. The thermal resistance can be further reduced using thinner oxide layers in the CBL BOX. The oxide and polysilicon thicknesses can be adjusted to meet any design requirements for breakdown voltage and parasitic capacitance. The CBL substrate therefore has further potential application to ease thermal issues in high-density CMOS integrated circuits.
V. CONCLUSION
A novel SOI substrate that includes a CBL as the buried insulator (BOX) has been demonstrated to provide lower thermal resistance than a conventional SiO 2 BOX of the same EOT. The thermal resistance of van der Pauw structures manufactured on CBL SOI substrates has been reduced by ∼50% compared with the standard SOI of the same EOT. This significant improvement has been shown to be dominated by a lateral heat flow path along the buried polysilicon layer. The CBL SOI substrate also exhibited lower parasitic capacitance, showing that the undoped polysilicon acted as a dielectric layer, and supported high voltages. The CBL SOI manufacturing process has been achieved, and substrates designed to achieve a 40% reduction in thermal resistance were supplied to industrial partners. The CBL SOI substrates have been successfully used in the production of commercial power bipolar transistors. The transistor electrical parameters and yields on CBL SOI were identical to those manufactured on standard SOI substrates. The thermal resistance of the power bipolar transistors manufactured on 13.5-μm thick active silicon layers on CBL SOI exhibited a 5%-18% reduction in thermal resistance compared with identical transistors manufactured on conventional SOI substrates. Active transistors of this thickness exhibited 65%-90% of their heat loss due to lateral heat flow through surrounding single crystal silicon. Extraction of data concerning the thermal resistance of the transistors to the vertical heat flow confirmed that the CBL SOI substrate provided a reduction by ∼40%, in agreement with the predicted performance improvement. A simple lumped model considering lateral heat flow has been developed and used to ascertain the different heat flow paths and their relative importance in practical situations.
